vimarsana.com

A low-power, 5-stage, 32-bit RISC-V processor IP core for deeply embedded applications in FPGAs and ASICs.

Related Keywords

,Asics ,Division Instructions ,Compact Energy Efficient ,Broad Application ,Compressed Instructions ,Integer Multiplication ,Atomic Instructions ,User Level Interrupts ,Status Register ,Quick Access Memory ,

© 2025 Vimarsana

vimarsana.com © 2020. All Rights Reserved.