Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)

The objective of this paper is to illustrate congestion, shorts, and practical approaches to fix both issues at lower/higher technology nodes. This paper also includes PnR tool (ICC2) related commands and their uses to overcome the mentioned issues.

Related Keywords

Ahmedabad ,Gujarat ,India ,Nishu Shukla , ,Global Routing ,Physical Design ,Static Timing Analysis ,Physical Verification ,Tackling ,Congestion ,End ,Shorts ,Ith ,Ractical ,Approaches ,Enr ,Tool ,Jcc2 ,