New Electronics - Cadence expands IP portfolio for TSMC's N3E process

Cadence Design Systems has expanded its design IP portfolio on TSMC’s 3nm (N3E) process.

Related Keywords

,Dan Kochpatcharin ,Ip Group At Cadence ,Design Infrastructure Management Division ,Multi Protocol Serdes ,Universal Chiplet Interconnect Express ,Rishi Chugh ,