Renesas Pioneers RISC-V Technology With RZ/Five General-Purpose MPUs Based on 64-Bit RISC-V CPU Core

Renesas Electronics today announced the RZ/Five general-purpose microprocessor units (MPUs) built around a 64-bit RISC-V CPU core. The RZ/Five employs the Andes AX45MP, based on the RISC-V CPU instruction set architecture (ISA).

Related Keywords

Japan ,Tokyo ,Hiroto Nitta ,Frankwell Lin ,Renesas Electronics Corporation ,Andes Technology Corp ,Existing Arm ,Senior Vice President ,Soc Business ,Infrastructure Business Unit ,Andes Technology ,Iot Endpoint ,Gigabit Ethernet ,Term Linux Support ,Verified Linux Package ,Civil Infrastructure Platform ,Package Compatible ,Board Kit ,Winning Combinations ,Single Core Cortex A ,Renesas , ,Z Five ,Pu ,14 Bit ,Risc V ,More ,