Integrating high speed IP at 5nm : vimarsana.com

In this article, we will look at the new challenges which have been introduced due to 5nm technology as well due to new additional functionality in SoC. We will show the approach to tackle the floor planning and timing issue to reduce the physical implementation iteration.

Related Keywords

Subindrao Johal , Pavan Patel , Third Party , Library Exchange Format , Principal Engineer , Custom Floorplan , Custom Clock , Rule Checking , Design Rule Check , Layout Versus Schematic , Synopsys Fusion , Test Key Critical Dimension , Grid Design Rule Checks , Mobile Soc , Integrating , Thigh , Speed , P , It , Nm ,