Codasip collaborates with Siemens to deliver trace solution for custom processors

Codasip® now offers the Tessent™ Enhanced Trace Encoder solution from the Tessent Embedded Analytics product line at Siemens EDA with its customizable RISC-V cores. Through the joint solution, developers can efficiently trace and debug issues between silicon and software, and accurately understand real-time behaviors of even the most complex customized designs based on Codasip RISC-V processors™.

Related Keywords

Munich ,Bayern ,Germany ,Ankur Gupta ,Mike Eftimakis ,Riscv International ,Siemens ,Trace Working Group ,Enhanced Trace Encoder ,Tessent Embedded Analytics ,Codasip Studio ,Trace Encoder ,Tessent Enhanced Trace Encoder ,Embedded Analytics ,Codasip ,Risc V ,Rocessors ,Nhanced ,Race ,Encoder , ,