Aldec, a specialist in mixed HDL language simulation and hardware-assisted verification for FPGA and SoC designs, has announced the latest release of the Riviera-PRO, providing support for system simulation of Versal Adaptive Compute Acceleration Platform (ACAP) designs.