Synopsys Accelerates Multi-Die Designs with Industry's First Complete HBM3 IP and Verification Solutions – EEJournal

MOUNTAIN VIEW, Calif., Oct. 7, 2021 /PRNewswire/ -- Highlights of this Announcement: The DesignWare HBM3 Controller, PHY, and Verification IP reduces integration risk and maximizes memory performance in 2.5D multi-die systems Low-latency HBM3 Controller with flexible configuration options enhance memory bandwidth Pre-hardened or configurable HBM3 PHY in 5-nm process operates at 7200 Mbps for up to 2X…

Related Keywords

John Koeter ,Yutaka Hayashi ,Mark Montierth ,Synopsys ,Samsung ,Memory Product Planning At Samsung Electronics ,Synopsys Inc ,Nasdaq ,Data Center Networking Business Unit At Socionext ,Systemverilog Universal Verification Methodology ,High Performance Memory ,Kwangil Park ,Memory Product Planning ,Cheol Kyu Park ,Data Center ,Networking Business Unit ,