Rambus Error Correction Coding (ECC) Core implements the standard Hamming Code based DRAM Single Error Correction (SEC) and Double Error Detection (DED) .
Northwest Logic Error Correction Coding (ECC) Core from Rambus implements the standard Hamming Code based DRAM Single Error Correction (SEC) and Double .