Efficient Top-Level Interconnect Planning and Implementation with Synopsys IC Compiler II
Jiangtao Meng, Sr. R&D Manager at Synopsys, discusses how IC Compiler II and Fusion Compiler enable intelligent planning and implementation of complex interconnects through innovative Topological Interconnect Planning (TIP) technology to accelerate project schedules while achieving highest performance designs.
Source: synopsys.com