PLDA Announces XpressRICH PCI Express 6.0 Controller IP for Next Generation SoC Designs
Automotive To support the doubling of bandwidth to 64 GT/s, PCIe 6.0 technology uses PAM4 modulation, which enables it to run 2 bits/cycle compared to the 1 bit/cycle with the previous NRZ modulation. To compensate for the higher BER (Bit Error Rate), XpressRICH for PCIe 6.0 architecture implements FEC (Forward Error Correction) combined with CRC (Cyclic Redundancy Check). XpressRICH for PCIe 6.0 architecture also supports the new L0p low power mode, enabling traffic to be transmitted on a redu...
Stephane Hauradou Ip Interface Solutions Bit Error Rate Forward Error Correction Cyclic Redundancy Check Clock Gating
Source: design-reuse.com