Tweaking parameters on a simulation model to judge final performance spec
Typically, verication is done by synthesising RTL and running it to see how well it performs against the performance specification that were defined at the
Synopsys System Synopsys Verdi Performance Verification Environment Synopsys Systemc Exploration Platform Systemc Simulation
Source: electronicsweekly.com