AC and DC Data Acquisition Signal Chains Made Easy
Sampling phenomena in analog-to-digital converters (ADCs) induce the problems of aliasing and capacitive kickback, and to solve these problems, designers use filters and driving amplifiers that introduce their own sets of challenges.
This makes achieving precision dc and ac performance in medium bandwidth application areas a challenge and designers end up trading off system goals to do so.
This article describes continuous-time sigma-delta(∑-Δ) ADCs that inherently and dramatically solve the sampling problems by simplifying signal chains. They remove the need for antialiasing filters and buffers, and solve signal chain offset errors and drift issues associated with the additional components. These benefits shrink the solution size, ease solution design, and improve the phase matching and overall latency of the system.
The S3ADSD24M14BC40LP is a compact, low power 14-bit ADC IP implemented with a Continuous-Time Sigma-Delta Modulator.
With an input signal bandwidth of 12MHz, this ADC features an outstanding dynamic performance including 69.0dB
SNR, 75.0dB SFDR and 11.0-bit ENOB.
This IP includes also the Voltage Reference Buffers and the Digital Decimation Filter. The throughput rate, after decimation, is 50MS/s.
The total IP, including the References Buffers and the Decimation Filter, dissipates a total power of mW and the die area is tiny.
The S3ADSD24M14BC40LP can be cost-effectively ported across foundries and process nodes upon request.