Towards an Adaptable Systems Architecture for Memory Tiering