Image Compression IP Cores for FPGA and ASIC Designs
JPEG, Lossless JPEG, JPEG 2000, JPEG-LS, DSC 1.2b and CCSDS 122.0 image compression IP cores for ASIC or AMD-Xilinx, Efinix, Intel, Lattice and Microsemi FPGA and SoC designs.
Stay updated with breaking news from Des Encryption. Get real-time updates on events, politics, business, and more. Visit us for reliable news and exclusive interviews.
JPEG, Lossless JPEG, JPEG 2000, JPEG-LS, DSC 1.2b and CCSDS 122.0 image compression IP cores for ASIC or AMD-Xilinx, Efinix, Intel, Lattice and Microsemi FPGA and SoC designs.
High-Quality, Low-Latency, Baseline, Main and High profiles H.264 video encoder IP cores for ASIC or Intel, Lattice, Microsemi and Xilinx FPGA and SoC designs.
Alphawave offers a dynamically reconfigurable Nx100GE multi-lane OTN (Callite) transponder SOC solution for 100GE or generic CBR clients. The Nx100G SOC ...
Callite-C4 is 400G SOC solution to transpond 4x100GE or 400GE client onto Optical Transport Network (OTN). In 4x100GE mode, each lane can be configured ...
Tunable DES - Triple DES (ECB, CBC, CTR) accelerator - optional SCA protection The Data Encryption Standard (DES) is defined in FIPS PUB 46-3 as a symmetric-key algorithm. The triple DES (TDES) is block cipher that applies the DES algorithm three times to each data block. The TDES is defined in ANS X9.52-1998, NIST SP 800-67 rev-1 and ISO/IEC 18033-3:2010. TDES is a symmetric-key algorithm, meaning the same key is used for both encrypting and decrypting. View see the entire get in contact with Cryptography IP