Page 14 - Semiconductor Ip News Today : Breaking News, Live Updates & Top Stories | Vimarsana

The S3ADSD24M14BC40LP is a compact, low power 14-bit ADC IP implemented with a Continuous-Time Sigma-Delta Modulator. With an input signal bandwidth of 12MHz, this ADC features an outstanding dynamic performance including 69.0dB SNR, 75.0dB SFDR and 11.0-bit ENOB. This IP includes also the Voltage Reference Buffers and the Digital Decimation Filter. The throughput rate, after decimation, is 50MS/s. The total IP, including the References Buffers and the Decimation Filter, dissipates a total power of mW and the die area is tiny. The S3ADSD24M14BC40LP can be cost-effectively ported ac...

MIPI M-PHY Gear4 IP (Silicon Proven in UMC 28HPC+) The MIPI M-PHY Gear 4 IP is compliant with the latest MIPI Feature Storage IP Solution SerDes PHY Product Brief Alliance M-PHY v4.1 Specification, UniPro v1.8 Specification, and Universal Flash Storage (UFS) v3.0 Specification. A serial interface technology with high bandwidth capabilities and supports HS Gear4 rates up to 11.6Gbps, which is particularly developed for mobile applications to obtain low pin count combined with very good power efficiency. The MIPI M-PHY Gear 4 IP compliant to the RMMI interface which allows UniPro controller...

Comcores 10G/25G Ethernet MAC provides a complete IEEE 802.3 Ethernet Layer 2 solution. The MAC IP core performs the Link function of the 10G/25G Ethernet ...

MIPI D-PHY 4 Lane CSI2-TX 1.2G in TowerJazz 110nm The MXL-DPHY-CSI2-TX is a high-frequency low-power, low-cost, source synchronous, Physical Layer supporting the MIPI Alliance Standard for D-PHY. The IP is configured as a MIPI master optimized for camera interface applications (CSI-2). The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control. View see the entire get in contact with Block Diagram of the MIPI D-PHY 4 Lane CSI2-TX 1.2G in To...

AES (ECB-CBC-CFB-CTR), 1 Billion Trace DPA Resistant Cryptographic Accelerator Cores Rambus DPA Resistant AES-FBC Cryptographic Accelerator Cores offload compute intensive cryptographic algorithms in SoC’s CPU at 100x performance (when run at identical frequencies) and 10% of the power consumption compared to running the same algorithms in software. The Crypto Accelerator Hardware Cores offer chipmakers an easy-to-integrate technology-independent soft-macro security solution, offering various levels of cryptographic acceleration performance. They are easy to integrate into various So...