Stay updated with breaking news from Universal Verification Methodology. Get real-time updates on events, politics, business, and more. Visit us for reliable news and exclusive interviews.
One particularly challenging stage of SoC development is verifying that the complete design has been assembled correctly. This requires checking to be sure that both the software and hardware do what they are intended to do. Automating much of this process is possible using a combination of the Portable Stimulus Standard (PSS) and Universal Verification Methodology (UVM) register models.
Now in its sixth year of awards, EW BrightSparks sees Electronics Weekly highlight and celebrate some of the brightest and most talented young engineers
Solution Helps Future-Proof Infrastructure Using New 1.6T Ethernet Controller IP, Silicon-Proven 224G PHY IP, and Verification IP Highlights: Available now and adopted by multiple...
In the field of semiconductor design and verification, the Universal Verification Methodology (UVM) is a key tool for achieving robust and efficient verification environments. At the heart of UVM lies the UVM register model, a crucial element that ensures seamless communications between software and hardware components.
In this open era of computing, RISC-V community members are ambitious to create various kinds of RISC processors using RISC-V open ISA. However, the risk of using RISC-V ISA is higher because the proven processor verification flow is still proprietary to established processor fabless IP companies and IDMs as an unrevealed secret. So, how can we make the RISC-V verification flow open and empower the RISC-V community?