Cadence Accelerates On-Device and Edge AI Performance and Efficiency with New Neo NPU IP and NeuroWeave SDK for Silicon Design

Neo NPUs efficiently offload from any host processor and scale from 8 GOPS to 80 TOPS in a single core, extending to hundreds of TOPS for multicore AI IP delivers industry-leading AI performance and energy efficiency for optimal PPA and cost points Targets a broad range of on-device and edge applications, including intelligent sensors, IoT, audio/vision, hearables/wearables, mobile vision/voice AI,…

Related Keywords

Yassir Rizwan ,Neo Npus ,Bob Odonnell ,Tensilica Dsps ,David Glasco ,Cadence Design Systems Inc ,Technalysis Research ,Software Development Kit ,Android Neural Network Compiler ,Cnn ,Labforge Inc ,Nasdaq ,Cadence Design Systems ,Neural Processing Units ,Bobo Donnell ,Lite Delegates ,Tensorflow Lite Micro ,Cadence Tensilica ,Intelligent System ,