Highlights: • MediaTek shrinks die area by 5% and reduces power by more than 6% with the Cadence Cerebrus floorplan optimization feature • Cadence collaborates with Renesas to deploy Cadence Cerebrus on two designs; achieves better performance on an advanced-node CPU design and a leakage power reduction on an MCU design SAN JOSE, Calif., June…