Cadence Achieves PCIe 5.0 Specification Compliance for PHY and Controller IP in TSMC Advanced Technologies

SAN JOSE, Calif., June 24, 2022—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that its PHY and Controller IP for the PCI Express® (PCIe®) 5.0 specification in the TSMC N7, N6 and N5 process technologies have passed certification tests from PCI-SIG® at the industry’s first event for PCIe 5.0 specification compliance held in April. The Cadence® solutions…

Related Keywords

Al Yanes ,Suk Lee ,Jim Pappas ,Sanjive Agarwala ,Tom Fawcett ,Intel Corporation ,Lab Production Business Unit ,Cadence Design Systems Inc ,Nasdaq ,Express ,Design Infrastructure Management Division ,Companies To Work ,Ip Group At Cadence ,Intel ,Cadence Design Systems ,Controller Subsystem ,Production Business Unit ,Technology Initiatives ,Gen Intel Core ,Gen Intel Xeon Scalable ,Intelligent System Design ,