Imperas Announces Partnership with Breker to Drive Rigorous Processor to System Level Verification for RISC-V

Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced a partnership with Breker Verification Systems, a leading provider of advanced test content synthesis solutions for SoC, UVM and Post-Silicon verification environments. With a combined approach to standards-based verification, development teams will be able to efficiently transition from RISC-V processor functional design verification (DV) right…

Related Keywords

California ,United States ,San Francisco ,David Kelf ,Simon Davidmann ,Linkedin ,Ibm ,Youtube ,Imperas Software Ltd ,Broadcom ,Analog Devices ,Altera ,Intel ,Breker Verification Systems ,Instruction Set Architecture ,Breker Verification ,Imperas Software ,Design Automation Conference ,Verification Systems ,Portable Stimulus ,Test Suite Synthesis ,Open Virtual Platforms ,