SEGGER and Cadence team up to add native J-Link support for Cadence Tensilica cores

Monheim am Rhein, Germany – October 10th, 2022 SEGGER, a leading supplier of software libraries, development tools, debug probes and flash programmers, today announced native J-Link debug probe support for select instances of the Cadence Tensilica Processor IP, a portfolio of configurable and extensible controllers and DSPs. The Cadence Tensilica cores supported in the first implementation phase are the Tensilica Xtensa LX7…

Related Keywords

Germany ,Boston ,Massachusetts ,United States ,Shanghai ,China ,United Kingdom ,George Wall ,Rolf Segger ,Ivo Geilenbruegge ,Tensilica Xplorer Integrated Development Environment ,Software Libraries ,Cadence Tensilica Processor ,Cadence Tensilica ,Tensilica Xtensa ,Tensilica Hifi ,Managing Director ,Group Director ,Product Marketing ,Tensilica Xtensa Processor ,Embedded Systems ,Flasher In System Programmers ,Silicon Valley ,