๐ฐ P Core News
Page 57 - P Core News Today
Fast, Ad-Free News Updates
Stay updated with breaking news from P Core. Real-time updates on events, politics, business and more.
February 4, 2023
STAR1000 is a state of the art ultra-low power multi-input interface and ADC. Using a break through design and patented technology it can digitize up ...
February 4, 2023
Our 5th generation DisplayPort Receiver Link Controller core supports DisplayPort 1.4, 2.0 and embedded DisplayPort 1.4b features, including link rates ...
February 4, 2023
CT20602 is a complete USB Power Delivery 3.1 Physical Layer. It also implements that part of the USB Power Delivery 3.1 Protocol Layer which are defined ...
February 4, 2023
The HMAC-SHA2-DPA-FIA IP core belongs to the <em>FortiMac</em> product family. Like all the <em>FortiMac</em> product family members, this IP provides ...
February 1, 2023
The MIPI D-PHY Transmitter is a high-frequency low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard for D-PHY.
January 31, 2023
The voltage monitor is a low power self-contained IP block specially designed to monitor voltage levels within the core logic voltage domains and provide ...
January 31, 2023
A high precision low power junction temperature sensor that has been developed to be easily embedded into digital ASIC designs. The block features an ...
January 31, 2023
The MXL-CPHY-CSI2-TX+ is a high-frequency low-power, low-cost, source-synchronous, physical Layer. The PHY is configured as a MIPI Master supporting camera ...
January 30, 2023
M SQUARE USB 3.2 PHY IP is designed based on the USB 3.2 Gen2x2 specification from the USB Implementer Forum. It provides bandwidth up to 20Gbps.ย This ...
January 27, 2023
The DDR4/ DDR3L/ LPDDR4 Combo PHY IP provides low latency and enables up to 3200Mbps throughput. The PHY IP is compliant with the latest JEDEC standards ...