Vidatronic, Inc. IP Catalog
Vidatronic provides power management, analog, and security intellectual property (IP) licenses and platform solutions for integration into customers ...
Source: design-reuse.com
📰 P Core News
Page 77 - P Core News Today
Fast, Ad-Free News Updates
Stay updated with breaking news from P Core. Real-time updates on events, politics, business and more.
A High performance dual-issue, out-of-order, 7-stage Vector processor (DSP) IP
Worlds first audio DSP IP with RISC-V Vector processor architecture RiVAI-V1 is a dual-issue, Out-of-Order execution, 7-stage pipeline, 32-bit RISC-V ...
Source: design-reuse.com
GDDR6 Controller
Rambus GDDR6 Controller Core is designed for use in applications requiring high memory throughput, high clock rates and full programmability. The core ...
Source: design-reuse.com
MIPI C-PHY/D-PHY on TSMC N6
Synopsys’ integrated DesignWare C-PHY/D-PHY IP enables high-performance, low-power interface to SoCs, application processors, baseband processors, and ...
Source: design-reuse.com
Always-on Voice Activity Detection interfacing with digital microphones
WhisperTrigger allows your system to detect voice activity and increase its battery life. Our robust and silicon-proven, Voice Activity Detection solution, ...
Voice Activity Detection Always On Voice Virtual Component Lways On Voice Activity Detection Interfacing With Digital Microphones Td 03 P Core
Source: design-reuse.com
Root of Trust eSecure module for SoC security
The eSecure IP is a single subsystem for SoC/ASIC/FPGA to address key security challenges, playing the role of root-of-trust. The module is highly flexible ...
Source: design-reuse.com
2-16Gbps Multi-Protocol IO Supporting BOW, OHBI and UCIe
The AresCORE 16G Die-to-Die (D2D) IP implements a wide-parallel and clock forwarded PHY interface for multichannel interconnections up to 16Gbps. The ...
Open High Bandwidth Interface Universal Chiplet Interconnect Express Organic Substrates Hbi And Ucie Rescore 16g Die To Ip P Core
Source: design-reuse.com
I3C Host Controller IP Core
The MIPI I3C interface is an evolutionary standard that improves upon the features of I2C, while maintaining backward compatibility. This standard offers ...
Source: design-reuse.com
200G/400G Ethernet PCS IP
The DesignWare 200/400G and 800G Ethernet MAC and PCS IP solutions enable a host to transmit and receive data over Ethernet. The PCS IP is optimized for ...
Reed Solomon Forward Error Correction Ynopsys 200g 400g Ethernet Pcs Ip Wc 200g 400g Hpc Ethernet Pcs P Core Ilicon Ip Emiconductor Ip
Source: design-reuse.com
Universal Chiplet Interconnect Express (UCIe) PHY and Controller
The Cadence UCIe PHY is a high-bandwidth, low-power and low-latency die-to-die solution that enables multi-die system in package integration for high ...
Universal Chiplet Interconnect Express Ie To Die Interconnect Niversal Chiplet Interconnect Express Ucie Phy And Controller P Core Ilicon Ip Emiconductor Ip
Source: design-reuse.com