Page 8 - Zip Core News Today

MIPI D-PHY 4 Lane CSI2-TX 1.2G in TowerJazz 110nm The MXL-DPHY-CSI2-TX is a high-frequency low-power, low-cost, source synchronous, Physical Layer supporting the MIPI Alliance Standard for D-PHY. The IP is configured as a MIPI master optimized for camera interface applications (CSI-2). The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control. V...

AES (ECB-CBC-CFB-CTR), 1 Billion Trace DPA Resistant Cryptographic Accelerator Cores Rambus DPA Resistant AES-FBC Cryptographic Accelerator Cores offload compute intensive cryptographic algorithms in SoC’s CPU at 100x performance (when run at identical frequencies) and 10% of the power consumption compared to running the same algorithms in software. The Crypto Accelerator Hardware Cores offer chipmakers an easy-to-integrate technology-independent soft-macro security solution, offering v...

Audio I2S-TDM Transceiver The IObundle I 2 S/TDM Transceiver core is a configurable audio interface core with transmission and receiving capabilities. It supports master/slave, internal DMA, multi-channel and several sample sizes and frame formats. The IP is currently supported for use in ASICs and FPGAs. View see the entire

MIPI C-PHY/D-PHY Combo IP CSI-2 TX+, 3.5Gsps/2.5Gbps The MXL-CDPHY-2p5G-CSI2-TX+-40LP is a high-frequency, low-power, low-cost, source synchronous, physical Layer supporting the MIPI Alliance Specification for D-PHY v2.1 and C-PHY v1.2. The PHY can be configured as a MIPI Master supporting camera interface CSI-2. The PHY supports mobile, IoT, virtual reality, and automotive applications. The CSI-2 TX+ is a Mixel proprietary configuration that is optimized to support full-speed production ...

DMA Back-End Core The Northwest Logic DMA Back-End Core from Rambus provides high-performance, scatter-gather DMA operation in a flexible fashion. This enables the core to be easily integrated and used in a wide variety of DMA-based systems. Key features which contribute to this flexibility include: • Works with Northwest Logic soft Expresso Cores and FPGA hard cores • Can be configured with multiple independent DMA Engines which each have their own user interface • Supports P...

Multi-Protocol Engine with Classifier, Look-Aside, 5-10 Gbps The Protocol-IP-196 Multi-Protocol Engine is a protocol-aware packet engine for accelerating IPSec, SSL/TLS, DTLS, 3GPP and MACsec up to 10 Gbps in multi-core application or communication processors offering a large selection of cipher algorithms. Designed for fast integration, maximum CPU offload and offering full transforms, it provides a reliable and cost-effective embedded IP solution that is easy to integrate into multi-core ...

DDR4 Controller Northwest Logic DDR4 Controller Core from Rambus is designed for use in applications requiring high memory throughput, high clock rates and full programmability. The core accepts commands using a simple local interface and translates them to the command sequences required by DDR4 SDRAM devices. The core also performs all initialization, re-fresh and power-down functions. The core uses bank management modules to monitor the status of each SDRAM bank. Banks are only opened...

PHY IP for PCIe Express 4.0 in TSMC N6 The multi-channel DesignWare® PHY IP for PCI Express® 4.0 includes Synopsys’ high-speed, high-performance transceiver to meet today’s applications’ demands for higher bandwidth. The PHY provides a cost-effective solution that is designed to meet the needs of today’s high-speed chip-to-chip, board-to-board, and backplane interfaces while being extremely low in power and area. Using leading-edge design, analysis, simulation, and measurement t...

All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. Partner with us

Fractional-N Frequency Synthesizer PLL (3nm - 180nm) Widely programmable fractional-N delta sigma frequency synthesizer. Low Power/ Low Area hard macro with industry leading jitter performance for its power/area class. Product is currently in mass production from 5nm to 180nm, and ready now in 3nm. Integer-only, DDR/multi-phase, LC and low-jitter ring PLLs also available. View see the entire get in contact with Block Diagram of the Fractional-N Frequency Synthesizer PLL (3nm - ...