Enabling next-generation Space IoT with a unified memory arc

The unique environmental challenges of space require truly distributed edge computing for scale and autonomous operation – these systems must have sufficient processing capability and revamped memory architectures to support the vast collection and processing of data in real time. Standardizing around common flexible architectures that embrace universal memory is critical to enabling robust designs with optimized size, weight, power, and cost (SWaP-C), all critical elements for the space community. However, until the advent of recent spin torque transfer (STT) magnetoresistive random access memory (MRAM) solutions, there were no legacy memory technologies that could support the reliability, speed, and robustness required for this pivotal role.

Related Keywords

Arizona , United States , Texas , Vermont , Paul Armijo , Mars Rover , Kristine Schroeder , Business Development At Avalanche Technology , Cobham Semiconductor Solutions , Arizona State University , Texas Instruments , University Of Vermont , Altera , Aerospace Defense At Avalanche Technology , Avalanche Technology , Space Iot , Space Micro , Xilinx Versal , Chief Technology Officer , General Dynamics , Arizona State , Business Development , Memory , Ram , Lot , Space , Satellite , Satellites , New Space ,