Codasip Adopts Imperas for RISC-V Processor Verification
Oxford, United Kingdom & Munich, Germany – 22 November 2021 – Imperas Software Ltd., the leader in verification solutions for RISC-V, and Codasip, the leader in customizable RISC-V pro...
Stay updated with breaking news from Simon Davidmann. Get real-time updates on events, politics, business, and more. Visit us for reliable news and exclusive interviews.
Oxford, United Kingdom & Munich, Germany – 22 November 2021 – Imperas Software Ltd., the leader in verification solutions for RISC-V, and Codasip, the leader in customizable RISC-V pro...
Oxford, United Kingdom, October 18th, 2021 - Imperas Software Ltd., the leader in virtual platforms and high-performance software simulation, today announced Razorcat Developments, a leading provider of software testing tools for the embedded systems market, has integrated the Imperas fast processor reference models into the popular TESSY environment for embedded software testing. Embedded software development requires rigorous…
Sweeping Changes Ahead For Systems Design Demand for faster processing with increasingly diverse applications is prompting very different compute models. Data centers are undergoing a fundamental change, shifting from standard processing models to more data-centric approaches based upon customized hardware, less movement of data, and more pooling of resources. Driven by a flood of web searches, Bitcoin mining, video streaming, data centers are in a race to provide the most efficient and fastest processing possible. But because there are so many different types of data, disparities in lifetime...
Posted July 19th, 2021 for Imperas Imperas simulation technology and reference model available for free, including test suites for basic processor hardware verification and compliance testing. Oxford, UK – July 19th, 2021 – Imperas Software Ltd ., the leader in RISC-V processor verification technology, announces the latest updates to riscvOVPsimPlus with support for the near ratified P extension and architectural validation test suites. The P (or Packed SIMD/DSP) extension is a significant addition to the flexibility of the modular RISC-V ISA (Instruction Set Architecture); it s...
SiFive collaborates with Imperas, qualifies models Imperas Software, a specialist in virtual platforms and high-performance software simulation, has announced that SiFive, the industry leader in RISC-V processors and silicon solutions, has qualified its models for the full range of the SiFive processor Core IP Portfolio. Simulation models are an essential starting point for early SoC architectural exploration, as system designers use virtual platforms to test full application workloads and datasets to optimize multicore configurations. As hardware design and developme...